

Time: 11:30AM - 1:30PM
Location: The Beverly Heritage Hotel
1820 Barber Lane
Milpitas, CA 95035
Achieving good signal integrity on PCBs is everyone's concern. Even if you're not an electrical engineer, you, too, can understand the mechanisms and the mitigation strategies for realizing high-speed boards. If you have questions about how characteristic impedance is different from trace resistance, why some signals use termination or a particular topology, or simply want to understand what's behind the electrical constraints that the engineer specifies, then this session is for you. We will explore the nature of electrical energy leaving a pin, traveling along a trace, and entering another pin, and look at what happens at points along the way. No previous electrical understanding is necessary.
| Bob McCreight, C.I.D. | BobMcCr8@yahoo.com | President |
| Patrick G. Jabbaz, C.I.D. | patrick@ubnt.com | VP/Secretary |
| Bob Gillam | robert.gillam@nokia.com | Treasurer |
Subscribe to the SVC e-mail forum, send a message:
EXAMPLE: subscribe SVC Joseph H. Brown
to: LISTSERV@IPC.ORG
Subject:
Body: subscribe SVC
Other Chapter Web Sites:
Site suggestions are welcomed:
Silicon Valley Chapter
28 January 2009