

Board layout problems can cause a wide variety of system problems and can sometimes be difficult to find. This talk will cover a method for finding problems in a printed wiring board layout without requiring a detailed knowledge of the board design or complex engineering concepts. The method could be included in testing of a new prototype board to help insure a defect free design. Many design and some manufacturing defects can be found with this method.
Agenda:
11:45-12:00 >> Sponsors Spotlight
12:00-12:50 >> Featured Speaker: Douglas C. Smith
12:50-1:15 >> Q & A
| Bob McCreight, C.I.D. | BobMcCr8@yahoo.com | President |
| Patrick G. Jabbaz, C.I.D. | patrick@ubnt.com | VP/Secretary |
| Bob Gillam | robert.gillam@nokia.com | Treasurer |
Subscribe to the SVC e-mail forum, send a message:
EXAMPLE: subscribe SVC Joseph H. Brown
to: LISTSERV@IPC.ORG
Subject:
Body: subscribe SVC
Other Chapter Web Sites:
Site suggestions are welcomed:
Silicon Valley Chapter
25 October 2005
Cadence Representatives with Bob McCreight

Chapter Sponsors since 2002